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ABSTRACT Structural advancements of 5-nm node bulk fin-shaped field-effect transistors (FinFETs)
without punch-through-stopper (PTS) were introduced using fully calibrated TCAD for the first time. It is
challenging to scale down conventional bulk FinFETs into 5-nm technology node due to the sub-fin leakage
increase. Meanwhile, bottom oxide deposition after anisotropic etching for source/drain (S/D) epi formation
prevents the sub-fin leakage effectively even without the PTS doping, thus achieving better gate-to-channel
controllability. Bottom oxide FinFETs also have smaller gate capacitances than do conventional FinFETs
because the parasitic capacitances decrease by smaller S/D epi separated from the bottom Si layer, which
reduces junction and outer-fringing capacitances. But smaller S/D epi decreases the stresses along the
channel direction, and the effective widths decrease by the bottom oxide layer blocking the current paths
at the bottom side of fin channels. Furthermore, increase of the interconnect resistance and capacitance
parasitics down to 5-nm node diminishes the improvements of total delays as the interconnect wire length
increases greatly. In spite of these drawbacks, 5-nm node bottom oxide FinFETs achieve smaller total delays
than do the 7-nm node conventional FinFETs, especially for low-power applications, thus promising for the
scalability of bulk FinFETs along with simple and reliable process by avoiding PTS step.
INDEX TERMS 5-nm node, bottom oxide, FinFETs, punch-through-stopper (PTS), intrinsic delay, total
delay, sub-fin leakage.
I. INTRODUCTION
Si fin-shaped field-effect transistors (FinFETs) have been
scaled down from 14-nm node [1] to 10-nm node [2] by form-
ing high-aspect-ratio fin and optimizing layouts to increase
the device density. Much thinner fin is required to maintain
good electrostatics in sub-10-nm node [3], but too-narrow fin
widths (Wfin) below 4 nm induce lower carrier mobility and
greater parasitic resistance [4].
Meanwhile, a heavy punch-through-stopper (PTS) dop-
ing is mandatory to block sub-fin leakage of the bulk
FinFETs [1], [5]–[7]. However, PTS doping degrades carrier
The associate editor coordinating the review of this manuscript and
approving it for publication was Anisul Haque.
mobility within the fin channel [6] and induces perfor-
mance variations by the PTS dopants [8]. Several efforts
to reduce or eliminate PTS doping have been introduced.
Bottom oxidation after sub-fin recess enables silicon-on-
insulator-like FinFETs, but shows structural instability and
induces the variations of fin height (Hfin) [9]. Quantum barrier
is another method to reduce sub-fin leakage by bandgap engi-
neering, but different material compositions between sub-fin
and channel induce process complexity and variations in the
position of quantum barrier [5].
Thus, in this work, a simple and feasible device struc-
ture to prevent sub-fin leakage without PTS doping is pro-
posed. DC/AC performances of all the bulk and proposed
FinFETs including front-end- as well as back-end-of-lines
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FIGURE 1. (a) 3-D schematic diagram and process flow of 2-fin bulk
FinFETs and (b) 2-D cross-sections of the conventional and bottom oxide
FinFETs. Region of interest and bottom oxide of the bulk FinFETs are
specified as red.
are analyzed and compared in the different technology nodes
down to 5-nm node.
II. DEVICE STRUCTURE AND SIMULATION METHOD
All the FinFETs were simulated using Sentaurus TCAD [10].
Drift-diffusion transport model was calculated self-consis-
tently with Poisson and electron/hole continuity equations.
Quantum confinements within the fin channels were con-
sidered by density-gradient model. Mobility, recombina-
tion, and deformation potential models were equivalent as
in [11].
Fig. 1a shows a schematic diagram and process
flow of the 2-fin bulk FinFETs. All the FinFETs have
the diamond-shaped source/drain (S/D) epi over-etching
the PTS layer by 5 nm, which is feasible and generally
formed [1], [12], [13]. Contact resistivity at the NiSi inter-
face wrapping all around the S/D epi is 5 × 10−9 · cm2.
Conventional FinFETs adopt the PTS doping at 2×1018 cm−3
to prevent the sub-fin leakage, whereas the proposed bot-
tom oxide FinFETs have the oxide layer deposited after
anisotropic etching for S/D epi formation without the PTS
doping (Fig. 1b). The bottom oxide thickness (TBOX ) was
varied as 5, 10, 15 nm. Bottom oxide FinFETs have the oxide
layer beneath the S/D epi only and the fin channel adjoining
to the Si substrate, which possibly alleviates self-heating
effects [14] that silicon-on-insulator FinFETs suffer mostly
from.
TABLE 1. Geometrical parameters of the 2-fin Bulk FinFETs in advanced
technology nodes.
TABLE 2. Interconnect RC parasitics in advanced different technology
nodes from [15].
All the TCAD results were calibrated to the 10-nm node
FinFETs [2]. S/D doping profiles were tuned first to fit
the subthreshold swing (SS) and drain-induced barrier low-
ering (DIBL). Ballistic coefficient and saturation velocity
were then tuned by Monte Carlo simulation. Several mobil-
ity parameters related to surface roughness scattering were
tuned to fit the drain currents (Ids) in the inversion region.
Table 1 defines the geometrical parameters of the FinFETs in
advanced technology nodes. Equivalent oxide thickness of all
the devices is 0.7 nm. The SP defines the separation length
between n-type FETs (NFETs) and p-type FETs (PFETs).
This parameter is not scalable below 58 nm because the large
S/D epi is overlapped with adjacent transistors [15].
Table 2 shows the interconnect resistance and capaci-
tance (RC) parasitics per unit wire length (Lwire) in three dif-
ferent technology nodes [15] to analyze front-end- as well as
back-end-of-line delay components quantitatively. The Lwire
was varied as 2 × CPP, 20 × CPP, and 100 × CPP for short,
medium, and long interconnect wires, respectively.
III. RESULTS AND DISCUSSION
Fig. 2a shows the transfer characteristics of the conven-
tional and bottom oxide bulk FinFETs at the operation volt-
age (VDD) of 0.7 V. As the technology nodes decrease, sub-fin
leakage of the conventional FinFETs increases. However,
5-nm node bottom oxide FinFETs maintain the small SS
similar to the 10-nm node devices. The bottom oxide FinFETs
also have smaller gate capacitances than do the conventional
FinFETs (Fig. 2b). The gate capacitances decrease further
as the TBOX increases because the S/D epi becomes smaller
by the oxide layer (the inset of Fig. 2b), thus decreasing
outer-fringing capacitances [16]. The S/D epi is formed by
crystallographic deposition having different deposition rates
in each crystal directions of <100>, <110>, and <111>
at the Si regions selectively [17]. The conventional FinFETs
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FIGURE 2. (a) Transfer characteristics of the FinFETs in different
technology nodes and (b) gate capacitances of the 5-nm node FinFETs
with different TBOX .
FIGURE 3. Short channel characteristics (SS, DIBL) and stresses along the
channel direction (SZZ) of the FinFETs. Left inset shows the doping
profiles of the bottom oxide FinFETs (TBOX = 5 nm) obtained above the
1 nm of the bottom oxide layer at the middle of fin.
have larger Si area than the bottom oxide FinFETs because
both fin and bottom regions are exposed. Thus, larger S/D epi
is formed for the conventional devices under the same crystal
growth time.
Fig. 3 shows SS, DIBL, and stresses along the channel
direction (SZZ) of the FinFETs. SS and DIBL values are
FIGURE 4. Ion,Cgg, and intrinsic delay of the FinFETs for LP
(Ioff = 10 pA), SP (Ioff = 0.1 nA), and HP (Ioff = 1 nA) applications.
extracted using the same method as in [18]. SZZ values
are obtained by integrating all the active regions of the
devices [11]. SS increases as the technology node decreases,
but 5-nm node bottom oxide FinFETs decrease both SS
and DIBL by achieving better gate-to-channel controllabil-
ity. Too large SS and DIBL for the bottom oxide NFETs
(TBOX = 5 nm) without PTS are understood by the left inset
of Fig. 3. The PFETs have smaller dopant penetrations into
the gate region because the boron dopants in Si0.5Ge0.5 S/D
epi of the PFETs are segregated by Ge [19] and reside mostly
at the S/D extensions. High doping at the S/D extensions
of the PFETs increases the parasitic capacitances (Cpara)
compared to the NFETs [20] as shown in Fig. 2b. The |SZZ| of
both P- and NFETs decrease as the S/D epi size decreases
by the Lsd decrease from 10- to 5-nm node and by the TBOX
increase.
Fig. 4 shows DC/AC performances of all the FinFETs
in front-end-of-line. On-state currents (Ion) and capacitances
(Cgg) were extracted at the gate and drain voltages of VDD,
whereas effective currents (Ieff ) and intrinsic delays were
obtained from the eqs. 5 and 4 in [21], respectively, given by
Ieff = IH − ILln(IH/IL) (1)
intrinsic delay = CggVdd
2Ieff
(2)
where off-state currents (Ioff ) are fixed at 10 pA, 0.1 nA, and
1 nA for low-power (LP), standard-performance (SP), and
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TABLE 3. DC performance variations of 5-nm node FinFETs by random
dopant fluctuation and work-function variation.
high-performance (HP) applications, respectively, by shift-
ing the gate work function. Threshold voltages (Vth) were
extracted using constant current method at 10−7 A.
For the PFETs, Ieff decreases from 10- to 5-nm node by
smaller Lsd and larger SS (Fig. 4a). Continuous decrease of
Cgg by the technology node scaling enables to the intrin-
sic delay decrease at 7-nm node, but not at 5-nm node
due to the SS increase. 5-nm node bottom oxide PFETs,
on the other hand, decrease the intrinsic delay for LP and SP
applications by 24.6 % and 7.6 %, respectively, compared
to the 7-nm node devices by decreasing Cgg and SS. For
HP applications, intrinsic delay of the bottom oxide PFETs
is not improved because smaller SZZ and effective width
(Weff = Wfin + 2× Hfin) by the bottom oxide layer decrease
Ieff critically.
For the NFETs, intrinsic delay decreases from 10- to 7-nm
node for all the applications. 5-nm node conventional NFETs
suffer from the intrinsic delay increase for LP applications
due to the SS increase. 5-nm node bottom oxide NFETs,
however, decrease the intrinsic delays by 24.5 %, 12.7 %, and
7.7% for LP, SP, and HP applications, respectively, compared
to the 7-nm node devices.
For bottom oxide FinFETs, there is a trade-off between
DC and AC performances with respect to TBOX ; the increase
of TBOX decreases the Cgg, but also decreases the SZZ and
theWeff . The bottom oxide FinFETs with TBOX around 10 nm
have smaller DC performances but much superior AC perfor-
mances and electrostatics than do the conventional FinFETs.
Random dopant fluctuation (RDF) and work-function
variation (WFV) effects on DC performance of the
FinFETs are also analyzed through statistical impedance
field method [22]. The number of randomized devices is
10,000 each for RDF and WFV. Phosphorus and boron
dopants of the PTS layer for P- and NFETs were randomized
only for the RDF study, whereas the WF was randomized
as a number of 5-nm-size grains having different WF values
of 4.6 and 4.4 eV for <200> and <111> orientations with
probabilities of 60 and 40 %, respectively [23].
Table 3 shows the DC performance variations of con-
ventional and bottom oxide FinFETs in the 5-nm node. Ion
variations are calculated as the standard deviations divided
by the averages because the Ion levels between P- and NFETs
are different [24]. RDF induces small variations of Vth and
Ion even for the conventional devices because little PTS
FIGURE 5. Schematic diagram of CMOS inverters connected in series
(top) and equivalent circuit including interconnect RC parasitics (bottom).
dopants diffuse into the channels with the junction gradients
of 4.2 and 4.4 nm/dec for P- and NFETs, respectively, sim-
ilar to the super-steep retrograde devices [25]. WFV dom-
inantly varies the DC performance, but both conventional
and bottom oxide FinFETs have similar variations. However,
the conventional PFETs have greater Ioff variations by RDF
or WFV because the sub-fin leakage increases critically for
some of the devices whose bottom fins lose gate-to-channel
controllability.
A series of CMOS inverters and its equivalent circuit are
shown in Fig. 5 by considering the interconnect RC para-
sitics. Total delay was calculated using Elmore delay calcu-
lation and pi -model for lumped RC interconnect model [26],
represented by
τtotal=CggReff +CintReff Lwire+CggRintLwire+CintRint2 L
2
wire
(3)
where Reff is the effective resistance calculated as Vdd/
(2×Ieff ). First term on the right side represents intrinsic delay,
the next two terms are mixed between intrinsic and intercon-
nect components, and the last term is from the interconnect
RC parasitics only. In this work, total delays for each of the
P- and NFETs are considered for simplicity.
Total delays of all the FinFETs for short (2 × CPP),
medium (20 × CPP), and long (100 × CPP) Lwire for SP
application are shown in Fig. 6. As the Lwire increases,
the degree of improvements of the total delays is reduced
from 6.4 % (11.3 %), 3.0 % (7.2 %), to 0.9 % (4.5 %)
for PFETs (NFETs), respectively. Furthermore, even as the
devices are scaled down from 7- to 5-nm node and the bot-
tom oxides are used, the total delays for HP applications
rather increase by 6.0 % and 0.9 % for PFETs and NFETs,
respectively.
Most of the total delays are affected by intrinsic delays
for short Lwire, whereas those are dominantly increased
by interconnect RC parasitics for medium and long Lwire
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FIGURE 6. Total delay of all the FinFETs for short (2 × CPP), medium
(20 × CPP), and long (100 × CPP) interconnect wire lengths for SP
(Ioff = 0.1 nA) application. Shaded bars represent the intrinsic delays of
the devices.
(especially by CintReff Lwire). Since the Cint increases greatly
from 7- to 5-nm node rather than from 10- to 7-nm node,
the improvements of the total delays from 7- to 5-nm node
diminish with Lwire. This effect increases as the Ieff (inversely
proportional to Reff ) is degraded, especially for HP applica-
tion. But in spite of the interconnect RC parasitics, bottom
oxide FinFETs can achieve the smallest total delays for LP
and SP applications, feasible for the scalability of the bulk
FinFETs down to the 5-nm node along with the process
simplicity by avoiding the PTS doping.
IV. CONCLUSION
Superior performances of 5-nm node bottom oxide FinFETs
were demonstrated using fully calibrated TCAD. The bottom
oxide layer prevents the sub-fin leakage of the FinFETs effec-
tively without the PTS doping, thus maintaining small SS and
DIBL. Smaller S/D epi of the bottom oxide FinFETs also
decreases the Cpara and Cgg, thus improving intrinsic delays
in the 5-nm node compared to the conventional FinFETs
in previous technology nodes. The bottom oxide FinFETs
are much immune to the RDF and WFV than the conven-
tional devices by preventing the bottom fin layers which are
vulnerable to the sub-fin leakages. Although the intercon-
nect RC parasitics degrade the AC performances critically at
5-nm node, the bottom oxide FinFETs achieve the smallest
total delays for all the Lwire cases for LP and SP applications.
Therefore, bottom oxide structure is highly recommended to
attain smaller total delay, simpler and much reliable process
by skipping the PTS step.
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